Article : An Advanced And Secured Online Memory Testing For Fault Diagnostic Systems

Title

An Advanced And Secured Online Memory Testing For Fault Diagnostic Systems

Author

M. Priyadarshini, M. Chaitanya Kiran

The main objective of this project is to design a fault diagnoses system for detection of any software or hardware or permanent failures in the embedded read only memories. BIST controller, along with row selector and column selector is designed to meet requirements of at speed test thus enabling detection of timing defects.The proposed approach offers a simple test flow and does not require intensive interactions between a BIST controller and a tester. The scheme rests on partitioning of rows and columns of the memory array by employing low cost test logic. It is designed to meet requirements of at-speed test thus enabling detection of timing defects.

Sign-in to continue reading Full Article
 
 

 

Pay only for this article and continue reading the full article

Price

Indian Member   40.00

Others Member   3.00

 

 

 

Content

Submit Article

iJARS Group invites Genuine Research Papers on Modern/Advanced trends in various fields of study.

To submit an article

Click Here

Content

Conferences

Associate your Conference with us Click here

Suggest a New Conference Click here

Upcoming Conferences Click here