Article : POWER OPTIMIZED ENERGY EFFICIENT HYBRID CIRCUITS DESIGN BY USING A NOVEL ADIABATIC TECHNIQUES

Title

POWER OPTIMIZED ENERGY EFFICIENT HYBRID CIRCUITS DESIGN BY USING A NOVEL ADIABATIC TECHNIQUES

Author

B. Mohan Swaroop, M. Chaitanya Kiran

The never ending need for low-power and low-noise digital circuits has intrigued designers to explore new options in the world of circuit design. One approach that seems to be very promising is the famous energy-recovering (adiabatic) logic. Adiabatic circuits pursue low energy dissipation by restricting the current to flow across devices with low voltage drop and by recycling the energy stored in the capacitors. The energy consumption is analyzed by variation of parameters. In the analysis, two logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback Adiabatic Logic) are compared with conventional CMOS logic for inverter and 2:1 multiplexer circuit and Ring counter. The results show that adiabatic technique is a good choice for low power and low area application in specified frequency range.

Sign-in to continue reading Full Article
 
 

 

Pay only for this article and continue reading the full article

Price

Indian Member   40.00

Others Member   3.00

 

 

 

Content

Submit Article

iJARS Group invites Genuine Research Papers on Modern/Advanced trends in various fields of study.

To submit an article

Click Here

Content

Conferences

Associate your Conference with us Click here

Suggest a New Conference Click here

Upcoming Conferences Click here